

Product Document



Application Note

TMD2772

I2C Timing Requirements

Content Guide


1	Overview	3
2	General Description	3
3	Measurements of the tHD;DAT timings	3
4	Recommended operation.....	5
5	Summary.....	5
6	Contact Information.....	6
7	Copyrights & Disclaimer.....	7
8	Revision Information	8

1 Overview

This application note applies for the TMD2772 device family comprising the TMD27721, TMD27723, TMD27725 and TMD27727.

2 General Description

ams had to change minimum data $t_{HD;DAT}$ (Data hold time) to 60ns. The data hold time is the time between the falling edge of SCL and the change of SDA – see below.



I2C specification (e.g. NXP Rev. 5 — 9 October 2012) specifies 0ns data hold time for slave in table 10 and allows for longer data hold times from the master according to footnote 4:


$t_{HD;DAT}$	data hold time ^[2]	CBUS compatible masters (see Remark in Section 4.1)	5.0	-	-	-	-	-	μ s
		I ² C-bus devices	0 ^[3]	- ^[4]	0 ^[3]	- ^[4]	0	-	μ s

[4] The **maximum $t_{HD;DAT}$ could be 3.45 μ s and 0.9 μ s for Standard-mode and Fast-mode**, but must be less than the maximum of $t_{HD;DAT}$ or $t_{HD;ACK}$ by a transition time. This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.


If the bus master uses less than 60ns $t_{HD;DAT}$ hold time, I2C communication could fail. This will affect both device read and device write, as a device read will always need a device write (I2C device address) just before.

3 Measurements of the $t_{HD;DAT}$ timings

The following waveform is measuring a failed I2C communication:




Zoom in on the following edge: SCL falling edge only leads SDA by 20ns



Measuring the tHD;DAT over several parts (278) results in the following limits:

MEAS: [9100]I2C_1_TCS_search_tHD_DAT/fSDA - (278 parts)
 mean=41.421054 ns stdev=1.994178



Additional simulations taking temperature and process into consideration show a required limit of tHD;DAT of 60ns.

Most bus masters do not use the minimum tHD;DAT specification of 0ns. There is a simple and compelling reason not to use 0ns timing: Slight differences between capacitive loads on SCL and SDA will move the timing slightly thus violating the I2C specification on the bus. Therefore most bus master usually use >0ns values for tHD;DAT.

4 Recommended operation

ams recommends to measure the tHD;DAT (falling edge of SCL to change of SDA) in the actual system. As bus master has the freedom to choose any time up to 0.9 μ s (see above), however, the actual implementation operation can be ensured if the measured tHD;DAT is well above the 60ns.

5 Summary

Even if the 60ns tHD;DAT timing of TMD2772 is in contradiction to the I2C specification, most I2C masters usually do not go to the limits of the I2C specification. It is recommended to measure the actual timing the bus master uses and if it is well above 60ns, operation is guaranteed.

6 Contact Information

Buy our products or get free samples online at:

www.ams.com/ICdirect

Technical Support is available at:

www.ams.com/Technical-Support

Provide feedback about this document at:

www.ams.com/Document-Feedback

For further information and requests, e-mail us at:

ams_sales@ams.com

For sales offices, distributors and representatives, please visit:

www.ams.com/contact

Headquarters

ams AG

Tobelbaderstrasse 30

8141 Unterpremstaetten

Austria, Europe

Tel: +43 (0) 3136 500 0

Website: www.ams.com

7 Copyrights & Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Information in this document is believed to be accurate and reliable. However, ams AG does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Applications that are described herein are for illustrative purposes only. ams AG makes no representation or warranty that such applications will be appropriate for the specified use without further testing or modification. ams AG takes no responsibility for the design, operation and testing of the applications and end-products as well as assistance with the applications or end-product designs when using ams AG products. ams AG is not liable for the suitability and fit of ams AG products in applications and end-products planned.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data or applications described herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

ams AG reserves the right to change information in this document at any time and without notice.

8 Revision Information

Initial version 1-00

Changes from 1-00 (2014-Jun-26) to current revision 1-01 (2014-Sep-2014)	Page
Added section Overview	3

Note: Page numbers for the previous version may differ from page numbers in the current revision.