Principal Design Verification Engineer - Mixed Signal (m/f/d)

Job no.


Position Type

Research & Development

Working time

  • Regular Fulltime

Place of employment


What we offer:

Your tasks and responsibilities

  • Member of the Design Verification Team in the Advanced Optical Solution division, working on mobile application IC's.
  • Support the development of verification test plans, test suites and verification activities which includes environment bring-up, regressions, failure debug, and netlist simulation for tape-out, develop detailed test and coverage plans based on IC specifications
  • Implementation of mixed signal design verification environments in conformance with internal and external engineering standards like UVM
  • Analog behavior modelling, analog mixed mode simulations
  • Definition and execution of state of the art mixed-signal DV methodologies, based on metric driven approaches
  • Formal verification methods, DfT verification and power intend related verification
  • SoC/IC verification, lab evaluation and test concept definition as core member of project team
  • Advanced modeling of system modules (analog modules; functional behavior of sub-systems) in (System-) Verilog
  • Create, debug, and run test-benches and scripts to execute transistor-level performance verification over design corners using circuit simulators
  • Proficiency in System Verilog and UVM, including: writing checkers and assertions, customizing constraints, etc
  • Develop support utilities for verification automation, test bench automation, regression and other verification enhancements to improve productivity and functional coverage
  • Establish cross-correlation matrices for Verification/Evaluation/ATE results
  • Generation of relevant documentation (DV Plan, DV execution plan, customer reviews, etc.)

Your education and experiences

  • University degree in Electrical Engineering or similar
  • Minimum 10 years professional experience since graduation
  • Minimum 5 years of experience in the field of mixed signal design verification
  • Background in digital or analog IC circuit development, design for test and semiconductor technologies
  • Proven expertise in handling state of the art EDA tools
  • Good background in supporting processes like requirements engineering or configuration and change management and verification needs
  • Good understanding of analog and mixed-signal CMOS IC design and experience running both analog (SPICE) and digital simulators
  • Experience in architecting and implementing UVM environment with strong focus on re-use
  • Experience in programming languages (C, Verilog A and Cadence tools)
  • Working knowledge of programming and scripting languages (C, Perl, Skill, Ocean, VerilogA/System Verilog)
  • Candidate must be able to build test bench from scratch using UVM or System Verilog
  • Demonstrated problem solving ability, analytical skills and laboratory proficiency
  • Trained on design verification methodologies such as UVM, constraint random test generation
  • Trained on developing verification environment and test cases, conducting functional simulations, writing bug management schemes

Job Alert


You haven't found what you were looking for? Stay up to date and set up your personal ams job alert. Subscribe to your personal job alert now! 



Contact our Talent Managers